Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 2 of 13

Amendments to the Claims

The listing of claims will replace all prior versions, listings, of claims in the application.

Listing of Claims

(Previously Presented) A translator device for insertion between a master and one or more 1 1. 2 slave devices on a one-wire bus comprising: a primary one-wire bus, said primary one-wire bus in digital electrical communication with .3 4 the master; a secondary one-wire bus, said secondary one-wire bus in digital electronic communication 5 -6. with the one or more slave devices; and a data direction switch for directing the flow of data between said primary one-wire bus and 7 8 said secondary one-wire bus. (Currently Amended) The translator device of claim 1 wherein said secondary one-wire bus 1 2. is a first secondary one-wire bus and the translator device further comprises a second 2 3 secondary one-wire bus. (Previously Presented) The translator device of claim 1 further comprising a command 1 3. parser for decoding a plurality of commands from the master. 2

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 3 of 13

1	4.	(Previously Presented) The translator device of claim 3 further comprising data memory
2		wherein data stored in said memory is output on said primary bus in response to at least one
3		command of said plurality of commands.
1	5.	(Currently Amended) An enhanced one-wire bus for the half duplex transmission of serial
.2		data between a master and a slave comprising:
3		a translator having a primary interface, a secondary interface, and data storage;
4·		a primary one wire bus in electrical communication with said primary interface and with the
5.		master;
6		a secondary one wire bus in electrical communication with said secondary interface and the
7		slave device,
8		wherein,
9		when said translator is in a first operational mode, said primary interface is in electrical
10		communication with said secondary interface such that serial data on said primary
11		one wire bus is communicated to said secondary one wire bus from the master to the
12		slave ,
13		when said translator is in a second operational mode, said primary interface is in electrical
14		communication with said secondary interface such that serial data on said secondary
15		one wire bus is communicated to said primary one wire bus from the slave to the
16		master, and

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 4 of 13

1.

2.

3.

4

5

6

7

8

9

10

1

2

3

when said translator is in a third operational mode, said primary interface is in electrical

communication with said secondary interface such that at least a portion of a serial

data message transmitted by the master is not communicated between the master and

the slave on said secondary bus is replaced by data stored in said data storage as said

serial data message is communicated to said primary one wire bus.

- 6. (Original) A method for inserting known data into a serial data stream between a master and a slave device on a one-wire bus including the steps of:
 - (a) providing a translator having a primary one-wire bus in electrical communication with the master and a secondary one-wire bus in electrical communication with the slave device, said translator providing interruptible communication between the master and the slave device;
 - (b) decoding a set of commands sent by the master on the primary one-wire bus;
 - (c) in response to one or more commands of said set of commands, interrupting communication between the master and the slave device; and
 - (d) sending known serial data to either the master or the slave device.
- 7. (Currently Amended) A method for inserting known data into a data stream between a master and a slave device on a one-wire-bus including the steps of:
 - (a) providing a primary one-wire bus in electrical communication with between the

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 5 of 13

4		mastei	r and a translator;
5	(b)	provid	ling a secondary one-wire bus in electrical communication with between the
6		slave <u>a</u>	and said translator;
7	(c)	waitin	g for a reset pulse on said primary one-wire bus;
.8	(d)	receiv	ing a ROM command at said translator on said primary one-wire bus;
.9	(e)	determ	nining if said ROM command is a read command, a match command, a search
10		comm	and, or a skip command;
11.	(f)	if said	ROM command is a read command, performing the steps of:
12.		(i)	from said translator, transmitting a predetermined identifier data on said
13			primary one-wire bus; and
14		(ii)	returning to step (c)
15	(g)	if said	ROM command is a match command performing the steps of:
16		(i)	at said translator, receiving an identifier on said primary one-wire bus;
17		(ii)	comparing said received identifier to a first predetermined identifier; and
18		(iii)	proceeding to step (j)
19	(h)	if said	ROM command is a search command performing the steps of:
20		(i)	from said translator, transmitting the first bit of a second predetermined
21			identifier having a plurality of bits on said primary one-wire bus;
22		(ii)	from said translator, transmitting the complement of said first bit of said
23			second predetermined identifier on said primary one-wire bus;

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 6 of 13

24		(111)	at said translator, receiving a bit on said primary one-wife bus; and
25		(iv)	comparing said received bit to said first bit of said second predetermined
26			identifier;
27		(v)	repeating steps (h)(i) through (h)(iv) for each bit of said plurality of bits; and
28		(vi)	proceeding to step (j);
29	(i)	if said	ROM command is a skip command proceeding to step (j);
30.	(j)	at said	translator, receiving a memory command from said primary one-wire bus;
31 -	(k)	at said	translator, receiving a memory address from said primary one-wire bus;
32.	(1)	if said	memory command is a read command performing the steps of:
33		(i)	at said translator, receiving slave data on said secondary one-wire bus;
34		(ii)	from said translator, transmitting said slave data on said primary one-wire
35			bus;
36		(iii)	repeating steps (l)(i) - (l)(ii) until a reset pulse is received on said primary
37			one-wire bus;
38		(iii)	returning to step (d);
39	(m)	if said	memory command is a write command, performing the steps of:
40		(i)	at said translator, receiving slave data on said primary one-wire bus;
41		(ii)	from said translator, transmitting said slave data on said secondary one-wire
42			bus;
43		(iii)	at said translator, receiving verification data on said secondary one-wire bus;

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 7 of 13

44		(iv)	from said translator, transmitting said verification data on said primary one-	
45			wire bus;	
46		(v)	at said translator, receiving a write pulse on said primary one-wire bus;	
47		(vi)	from said translator, transmitting a write pulse on said secondary one-wire	
48			bus;	
49		(vii)	at said translator, receiving said slave data on said secondary one-wire bus;	
50 ⁻		(viii)	from said translator, transmitting said slave data on said primary one-wire	
51.			bus;	
52.		(ix)	repeating steps (m)(i) - (m)(viii) until a reset pulse is received on said primary	
53			one-wire bus;	
54		(x)	returning to step (d).	
1	8.	(Previously Pr	resented) A translator device for insertion between a master and one or more	
2		slave devices on a one-wire bus, thus dividing the one-wire bus into two one-wire buses, the		
3		translator device comprising:		
4		data memory;		
5		a primary one-	wire bus, said primary one-wire bus in digital electrical communication with	
6		the ma	aster;	
7		a secondary one-wire bus, said secondary one-wire bus in digital electronic communication		
8		with th	he one or more slave devices; and	

Application No. 09/825,098 Amendment Dated 7/21/05 Reply to Office Action of 01/21/05 Page 8 of 13

9	a data direction switch for alternatively directing the flow of data between said primary one-
10	wire bus and said secondary one-wire bus or between said primary one-wire bus and
11	said data memory.